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Abstract 
In this paper we address the problem of optimization of VLSI circuits to minimize power 
consumptioin while meeting performance goals. We present a method of estimating power 
consumptioin of a basic or complex CMOS gate which takes the internal cap,acitances of the 
gate into account. This method is used to select an ordering of series-connected transistors 
found in CMOS gates to achieve lower power consumption. The method is very efficient when 
used by library based design styles. We describe a multi-pass algorithm which makes use 
of transisto1 reordering to optimize performance and power consumption of circuits, which 
has a linear time complexity per pass and which converges to a solution in ,X small number 
of passes. Transformations besides transistor reordering can be used by the algorithm. The 
algorithm h i~s  been benchmarked on several large examples and the results are presented. 
1 Introduction 
In order to rneet the rapidly advancing functionality, performance, cost-efficiency and other 
 requirement,^, automatic synthesis tools have become indispensable. The designs are de- 
scribed at Register-Transfer or higher level. A technology independent logic gate level real- 
ization is generated. It is then mapped to a specific technology library. Finally the technology 
mapped circuit is optimized to ensure that all requirements have been met. The process has 
multiple steps as the problem of realizing the specified functionality with gates in a given 
library to meet all the requirements is too complex to be solved in one step. 'The third step, 
namely optimization of a technology mapped circuit, is the subject of this paper. 
Technology mapping algorithms try to minimize the area [I, 21 and power consumption 
[3, 4, 51 while ensuring that the delay does not exceed an upper limit. Real circuits are 
Directed Acyclic Graphs (DAGs). The process of mapping for DAGs, being similar to 
optimal code generation with common subexpressions, is NP-complete [6] .  So, to make it 
possible to use the mapping algorithms, which inherently have exponential c:omplexity, the 
DAG is brok:en up into small trees. Needless to say, the critical path delay of the circuits 
after such technology mapping is not the smallest that it can be. Tools which use results of 
a timing ana.lysis to guide application of transformations to the mapped logic [7, 8, 9, 101 
achieve furth.er reduction in delay. 
A review of existing circuit optimization algorithms is presented in section 2. The existing 
algorithms d'o not take power consumption into account and/or require too long a run-time 
to be used o'n the large circuits of today. The work described here is a pa.rt of an effort 
to develop a circuit optimization algorithm for minimizing power consumption and area 
under delay constraint. The algorithm is capable of using several transformations, has a 
linear time complexity per pass and requires a small number of passes to converge. In this 
paper we present this algorithm and describe the use of a sample transformatiion - transistor 
reordering. 'Ne present a method of estimating power consumption of a balsic or complex 
CMOS gate .which takes the internal capacitances of the gate into account. 'Phis method is 
used to se1t:ct an ordering of series-connected transistors found in CMOS gates to achieve 
lower power consumption. The method is very efficient when used by library based design 
styles. 
Most ~erformance driven circuit optimization algorithms are based on iterative improve- 
ment. Any such algorithm has four components - 
1. a method for determining which gates in the circuit to examine next, 
2. a set of transformations to apply to the gates being examined, 
3. methods for computing the overall improvement due to transformations, and 
4. a met:hod for updating the circuit after each transformation. 
In case of an algorithm for power minimization which is to work with more than one 
transformation, the methods referred to in (1) and (4) above should be independent of the 
individual transformations. Some of the transformations referred to in (2) should be able to 
influence power consumption of the circuit. Methods referred to in (3) above should be able 
to evaluate -the effect of the transformations on power consumption of the circuit. 
Our algorithm is based upon the algorithm described in [ll]. The latter is similar to the 
algorithm presented in [12] and 'is essentially an algorithm for computing the longest path 
in the circuit by computing the longest path through each gate in the circuit. Additionally 
it also optiniizes the circuit as it is carrying out the computation. Our algorithm, described 
in section 6, specifies the gate to be examined next as the potential candid'ate for a trans- 
formation and updates the timing data of the circuit after a transformation. is applied. At 
present the algorithm uses only one transformation - transistor reordering. The selection 
of transistor reordering is motivated by the results reported by Sakurai et. al. in [13] and 
summarized in section 5. 
In a digital CMOS circuit, power is dissipated only when there is a transition (a ZERO 
to ONE or C)NE to ZERO in logic value) at a circuit node. The problem of determining how 
often transitions occur at a node in a digital circuit is difficult because transitions depend on 
the applied .input vectors and the time instants at which they are applied. During the course 
of normal operation these vary widely. A review of reported methods of estimating power 
consumptiori of a digital circuit is presented in section 2.2. Our estimation method meets 
the requirement that if a transformation introduces a new gate, it is possible to compute the 
contribution of the new gate to the total power consumption of the circuit i;rlcrementally. 
Our model for estimating power consumption in a CMOS basic or complex gate and 
its application in reordering the series-connected transistors for low power consumption are 
the subjects of sections 4.1 and 5.2. Finally in section 7 experimental results for MCNC 
benchmark circuits are presented. 
Prior Work 
2.1 Delay Constrained Circuit Optimization 
Circuit optimization algorithms which work with a technology-mapped circuit have an inher- 
ent advantage over algorithms which work with technology independent circuit - knowledge 
of precise delays. This makes the former more effective. Consequently a number of such al- 
gorithms have been reported in the literature. In [7] each gate which is on at least one timing 
path with delay larger than the specified value is examined. The transformation they use is 
gate resizing. Each time a gate is resized the longest timing path through every gate in the 
circuit is recomputed. 
In [lo] each node on the current critical path is examined. Several transformations, which 
include gate resizing, buffer insertion, local restructuring, etc., are used. Here too the timing 
analysis is updated after each transformation. Typically this means carrying out the timing 
analysis again for the entire fanin and fanout cones of the transformed gate or set of gates. 
In [9] a systematic breadth-first traversal is used to visit each gate in the circuit and 
examine it. They, like us, make use of transistor-reordering. Each individual gake is simulated 
using SPICE to determine, among other things, delay through the gate. The breadth-first 
traversal enables them to ensure that delays to only those gates are made invalid which are 
no longer required during the current traversal. 
The first two, [7] and [lo], exhibit quadratic or worse worst-case time complexities. The 
third, [9], cannot be used for large circuits due to its use of SPICE. 
Only in 191 power consumption is considered. They state that simply choosing the input 
order to ma.ximize the propagation delay through the gate minimizes power dissipation. 
They do not; take into consideration the switching characteristics of the input signals. To 
decide whether to connect the latest arriving signal to the transistor next to the output or 
to the transistor next to Vdd/ground, they carry out two SPICE simulations of each gate. 
2.2 Power Estimation 
All reported methods of estimating power consumption of digital circuits take one of the 
following two approaches - 
1. simulate the circuit with input vectors [14], or 
2. use statistical switching properties of signals [15, 161. 
Approach (1) is clearly not suitable for the application at hand. In apprcbach (2) power 
consumption of the circuit is obtained by summing the power consumption of all the gates in 
it. If leakage currents, direct-path short-circuit currents and gate internal n0d.e capacitances 
are ignored, the average power drawn by a CMOS gate is given by 
1 W,, = -CyV&2, lim - 
2 {r-a nyF)) 
Here Vdd is the supply voltage, C, is the capacitance at the output of the gitte, and n,(T) 
is the number of transitions of y (t),  the logic signal at the output of the gate, in the time 
interval [-T/2, T/2]. The last term in equation (1) is the average number of transitions per 
unit time. Some researchers assume that the value of a logic signal in one time frn7.- - 1s 
independent of that in the previous time frame and equate the last term in above equation 
to fpy(l - p , ) ,  where l/f is the duration of a time frame, and p, and (1 - p,) are the 
probabilities that at a given instant of time t ,  y(t) = ONE and y(t) = ZERO, respectively. 
p, is called the signal probability of ~ ( t ) .  This assumption is not correct and tohe probability 
of a transition cannot be computed from static signal probabilities [16]. In [15] the author 
has presented a probabilistic measure of the average number of transitions pler unit time for 
any logic signal and called it transition density. Under assumptions that logic: signals can be 
modeled as .strict-sense stationary mean-ergodic stochastic processes and logic modules have 
zero delay tlie transition densities and signal probabilities of signals at circu:it nodes can be 
computed u:jing a breadth-first traversal of the circuit if those of primary input signals are 
known. 
3 Pre!liminaries and Definitions 
3.1 Circuits 
Our circuits are synchronous and are composed of gates from a library. Each gate has one or 
more input pins and one output pin. Several pins are electrically tied together by a signal. 
Each signal connects to the output pin of exactly one gate, called the driver gate. 
3.2 Gate delay model 
The delay cliaracteristics of all the gates in the library are known and are in the form of 
a pair {Tlj((:,(G), &,j(G)} for every pair of an input terminal I; and an output terminal Oj 
of every gate G. T(j(G) is the .fanout load independent delay and is called the intrinsic 
delay. The super-script "in is for "intrinsic." &;(G) is the additional delay per unit fanout 
load. Each input terminal I; of each gate G has a capacitance Ci(G) associated with it. The 
total propagistion delay through a gate G from a given input terminal I; to .a given output 
terminal Oj :is given by 
where Cj(G) is the total fanout load capacitance at Oj. Separate delays are associated with 
rising and falling transitions. 
3.3 Switching event probabilities 
The signal :probability p, of the logic signal y(t) at node y is the probability that y(t)  = 
ONE at a gjven instant of time t. Then (1 - p y )  is the probability that it is a ZERO. Let us 
assume, without any loss of generality, that all signal transitions occur at tlhe leading edge 
of the clock. Let y be the node in the circuit which has been monitored for a large number 
N of clock cycles. Let the node be observed at a point in the clock cycle whiich is separated 
from the leading edge of the clock by a long enough interval to allow the logic level at node 
to reach its stable value. Then it follows that we would have observed a OI'JE during p,N 
clock cycles and a ZERO during (1 - p,)N of the clock cycles. 
We nor~~ialize all transition densities by dividing them by the transition density of the 
clock (= 2 f ., where f is the clock frequency). The normalized transition density d,, a real 
number between 0 and 1, of the node y is the probability that if we select a clock cycle at 
random, there was a transition at the node at the beginning of the clock cycle. Then (1 - d,) 
is the probability that there was no transition. We denote the probability of a rising or a 
falling transition at node y by pi. So, 
Since a rising transition at any node (including an internal nodes) has the same proba- 
bility of occurring as a falling transition (because a rising transition has to be followed by a 
falling transition and vice-versa) 
where pi is the probability of a rising transistion at node y and pi is the probability of a 
falling transistion at node y. 
3.4 Cornput ing transit ion probabilities 
Computatio~i of signal probabilities and hence of signal transition probabilitie:~ is made com- 
plicated by .the fact that even if primary input signals are mutually independent, due to 
Figure 1: CMOS gate y = (xl + x 2 ) x 3  
reconvergent fanout, signals at circuit nodes become correlated. In [22] an efficient imple- 
mentation of a general algorithm to compute signal probabilities has been presented. This 
algorithm performs well in cases of small number of primary inputs even if the circuit is 
large. We make use of this algorithm. 
4 CMOS gates 
As submicrometer feature sizes become commonplace and the push to shrin:k feature sizes 
further continues, the changing electrical properties of the circuit s t r~ctur~es  affect their 
usefulness. An example is CMOS gates with series connected transistors. Because the delay 
scales 1inearl:y with number of transistors in series, large NAND/NOR/complex gates are 
used infreque:ntly. However Sakurai et. al. in [13] report a result which should encourage 
more extensive use of NAND/NOR/complex gates. They show that the ratio of the delay 
of NANDINOR to the delay of inverter becomes smaller in the submicrometer region. This 
is because the Vd, and V,, of each transistor in a series connection of several .transistors are 
smaller than those of a transistor in an inverter. The smaller voltages make carrier velocity 
saturation less severe of a probelm. 
Another reason for infrequent use of complex gates in particular is the lack of broad 
availability of good technology mapping tools. In the very recent past a number of technology 
mapping algorithms have been reported in the literature which are able to explicitly minimize 
delay [l, 21. 
If and when larger NAND/NOR/complex gates begin to be used, it will become even 
more important to order the series-connected transistors in them properly. For example in 
case of the 4-input CMOS NAND gate in Texas Instruments' BICMOS gate-array library, 
for a load of thirteen inverters (ignoring interconnect), the delay varies by 20 % and power 
dissipation by 10 % between the good and the bad transistor order. For this reason we have 
selected tra:nsistor reordering or gate-input reordering as the sample transformation to use 
with our optimization algorithm. It is to be noted that this transformation has the nice 
feature that it has negligible impact on area. 
4.1 Power consumption of CMOS gates 
Consider the CMOS gate in figure 1, input pattern xl =T ,  xz = 0,x3 = 1 causes a falling 
transition al; the output and so does the input pattern x1 = 0,x2 =T,  x3 = 1. But in case of 
the first pattern, the capacitance being discharged equals Cy + C,, which is more than Cy, 
the capacitance being discharged in case of the second pattern. This simple example points 
out two things, 
1. The giste presents a variable capacitance to the power/ground rails. The magnitude of 
this capacitance depends on the logic values at the inputs to the gate. 
2. Given two signals, A and B which are to be connected to the two equivalent inputs xl 
and x:! of the gate in figure 1 and which are such that very often A has a transition 
and B stays ZERO, then A should be connected to x2 and B to xl as this results in 
lower power consumption than the other case. 
Capacita.nces at the internal nodes of a CMOS gate charge and discharge resulting in 
additional plower consumption. Some of these, but not all, happen at the same time instants 
as the charging and discharging of the capacitance at the gate output. For example, when 
the input to the gate in figure 1 is (xl =L, 2 2  = 1,x3 = 1) there may be a rising transition at 
zl though y remains at ZERO. On the other hand when the input is (xl =r,  x2 = 0,x3 = 1) 
there is a falling transition at both zl and y. Had the occurrence of transitions at internal 
nodes had a, simpler relation to occurrence of transitions at the output node, equation 1 
could have been used for the total power consumption of a CMOS gate with Cy replaced 
with a net e.flective output capacitance. But it is not so and hence internal nodes of a gate 
need to be treated as circuit nodes distinct from (though related to) the output node of the 
gate. Hence, from equation (I) ,  
where 2;'s are the internal nodes of the gate and d,, is the normalized transition density of 
"signal" at node z;. 
In (171 the authors show that determining pi (= d , )  is NP-hard. The difficulty in 
determining arises from the fact that for a rising transition to occur at an internal node 
at the beginning of a clock cycle, (i) the logic signal at the node must have had value ZERO in 
the immediately previous clock cycle, and (ii) conduction state of at least one path from node 
to Vdd must :have changed from OFF to ON at the beginning of the clock cycle. Probability 
of a conducting path existing between any two nodes of a gate can be determ.ined under the 
assumption xhat inputs to the gate are mutually independent. But determining the logic 
value at an internal node is difficult because an internal node may have been isolated from 
both Vdd ancl ground during the immediately previous clock-cycle and possiblly in all of the 
zero or more clock-cycles immediately preceding that. In effect it is required to keep track 
of the past transitions at the node potentially going back to -ca - an impossible task. 
In [18] this problem is resolved by assuming, whenever state of an internal node cannot be 
determined, that it is such that a transition occurs. This is done by using, in place of pi, ,  
the probability that the number of conducting paths from z; to Vdd changes from zero to a 
number larger than zero. The latter probability is an upper limit on P I , .  This suits their 
problem of determining the worst case peak supply current. As we need to be able to make 
a comparison between power dissipated in the same gate for two different input orderings 
we need the errors to be small and comparable in two cases. 
A more accurate upper limit on pIi can be obtained from the observation that for a 
pair of comldimentary transitions to occur at an internal node, the numbeir of conducting 
paths from .the node to Vdd must change from zero to a number larger than zero followed 
by a similar change in that to ground. If the number of conducting paths :From a node to 
hd changes from zero to a number larger than zero once every 40 clock-cyc:les but that to 
ground only once every 100 clock-cycles, then the node cannot have more than 2 transitions 
every 100 clock-cycles. Therefore, 
. T < T  
,vdd 'f PI; , ~ d d  - pzi v v s s  P!, = 
otherwise 
where p!i,zj is the probability that the number of conducting paths from z; to zj changes 
from zero to greater than zero. 
The p:. I ?  ..'s ;I can be determined by applying a reduction procedure to a graph obtained 
from the schematic of the gate. To each node of the gate there corresponds a vertex in the 
graph. Hence there is a vertex for ground, Vdd, y, and each of the zi's. To each transistor 
with its drain and source connected to two nodes, there corresponds an edge between the 
correspondin.g vertices. Each edge e has two labels p, and pa. p, denotes the probability that 
edge e is ON or conducting and pa denotes the probability that edge e turns from OFF to 
ON. Note p, equals pXi if e corresponds to an NMOS transistor with logic signal xi connected 
to its base a.nd to 1 - p,, otherwise. pa is simply d , , / 2  in both the cases. These graphs are 
a restricted class of graphs called series-parallel graphs [19]. 
The required path conduction probabilities can now be determined using an operation 
termed graph reduction in [18]. Let e, (e,) denote the single edge equivalent to the parallel 
(series) combination of two edges el and ez, then 
Pep = pe, + pe2 - pel pe2 
Let the path from node x; to node x j  be reduced to edge e,, then 
t -- t Px;,x, -- Per 
4.2 Characterization of gates in the library 
For any given n, the total number of functions with n inputs is 2'", a very very large number 
even for sma.11 n. Most typical semi-custom libraries will have gates correspoilding to a very 
small subset of these and usually limited to n 5 6. In that case, it is efficient to analyze 
each of these in advance. Subsequently the results of the analysis are used when processing 
a circuit containing these gates. 
The characterization process derives symbolic expressions for and p~i,v,, for each 
internal node z; of each gate in the library. The symbols in these expressialn are the pZi1s 
and p~; 's ,  where x;'s denote the input signals to the gate. 
In addition the node capacitances Czi for each internal node z; of each gate are also 
computed. 
5 Tra~lsistor Reordering 
5.1 DeLay 
Since the locad capacitance at the output of every gate in the circuit is known, given a 
gate, the propagation delays from each of its inputs to its output is known. As a result 
of timing analysis the total delay for the longest paths through each input of the gate is 
also known. When the gate is a NAND or a NOR gate, to reorder its inputs to reduce 
delay, the latest arriving signal is connected to the input with the smallest delay and so 
on. When the gate is a complex gate, the set of input terminals is divided into permutable 
sets. For example, for the complex gate in figure 1 the results is {{xl, x2) {x3)) and only 
input signals connected to XI and x2 may be interchanged. The set of input signals is also 
analogously divided. Now each subset of input terminals and the corresponding subset of 
input signals is taken and reordering is carried out. In full-custom design styles, it is possible 
to swap a trisnsistor or a parallel connection of transistors with another transistor or a parallel 
connection of transistors connected in series with the first. But in semi-custom design styles, 
one is restricted to using the gates available in the library without being able to modify their 
internal connections. Hence in case of semi-custom design styles, gate-input reordering is a 
more appropriate name for this transformation than transistor reordering. 
5.2 Power Consumption 
Because of the complex dependence of the power consumption of a gate on signal transition 
probabilities of its inputs, it is not possible to tell with small computational efFort as to which 
input order is the best. Hence we make use of an exhaustive enumeration method as well 
as a heuristic method. As most gates only have a small number of transistors in series, we 
found exhaustive enumeration viable. All possible orderings are enumerated and the power 
consumption in case of each is computed (section 4). 
The heuristic we developed consists of computing, for each signal, the probability of the 
event that it will be switching and all other signals in the same permutable set will have the 
"on" value (i.e. a ONE for NMOS and a ZERO for PMOS). Then the signal with the largest 
value is conn~ected to the input closest to the output terminal. To understand the reasoning 
behind the heuristic, consider the case when the signal with the largest value is connected to 
the input closest to Vdd/ground. Each time the signal has an OFF-to-ON transition with the 
other transistors in series in ON state, all the internal node capacitances dischargelcharge. 
When the signal has an ON-to-OFF transition with the other transistors in series in ON 
state, internal node capacitances chargeldischarge causing power to be consumed. 
6 Optiimizat ion algorithm 
The algoritllm is based on breadth-first traversals of the circuit. A traversal going from 
primary inputs and register outputs to primary outputs and register inputs is referred to 
as a forwarcl traversal and the one in reverse direction is called a backward .traversal. Each 
forward traversal allows us to compute for each gate G the delay of the longest path from a 
primary input or register output to this gate output which we denote by T/(G). Similarly 
the backward traversal allows us to compute or recompute for each gate the delay of the 
longest path from this gate output to a primary output or a register input which we denote 
by Tb(G). Obviously the total length of the longest path through a gate G is given by 
Tt (G) = Tf (G) + Tb(G). Both traversals require time which is a linear function of the size 
of the circuit [12]. 
First we try to meet the performance goal. To do this we begin by performing a forward 
traversal ancl then a backward traversal. Hence when a gate G is reached during the backward 
traversal Tt(G) is known as Tf  (G) was computed earlier and Tb(G) has just been computed. 
If Tt(G) is smaller than the specified delay, nothing is done. If Tt(G) is greater than the 
specified delay, we try to reorder the inputs of G to reduce Tt(G) (section 5.1). If we succeed 
in doing that the delay through G would have changed and the ~f (G')'s for each gate GI in 
the fanout clone of G and T~(G") 's  for each gate G" in the fanin cone of G become invalid. 
But we do not need either of them during the current traversal! The current backward 
traversal has already finished with gates GI in the fanout cone of G and is in. the process of 
computing T~(G")'s for each gate G" in the fanin cone of G. When this backward traversal 
is completed, there exist valid Tb(G)'s for each gate G but if any reordering took place then 
not all Tf (G)'s are valid. If no reorderings took place then either performance goal has been 
met or the performance of the circuit cannot be improved further. In both cases we proceed 
to power mii~imization. 
If some reorderings took place, then we perform a forward traversal next. Once again 
when a gate G is reached Tt(G) is known as Tb(G) was computed during the backward 
Circuit 
Power 
Table 1: Experimental results 
traversal just completed and Tf(G)  has just been computed. Just as during; the backward 
traversal described above we continue the forward traversal trying to reord.er gate inputs 
when Tt(G) is larger than specified. 
The alternating forward and backward traversals are continued until during a traversal 
no reorderings took place. When that happens either performance goal has been met or the 
performance of the circuit cannot be improved further. In both cases we proceed to power 
minimization. 
Power minimization is also carried out using alternating forward and backward traversals. 
But now each gate is evaluated differently. We determine the increase in dela,y for the input 
order corresponding to least estimated power dissipation (section 5.2). If the in.crease in delay 
is less than the available slack, the inputs are reordered. Slack is defined as the difference in 
delay between the longest path in the circuit and the longest path through the gate. 
7 Experimental Results 
The algorithms described here have been implemented in Common Lisp Object System 
[20] on Texas Instruments' Explorer workstation. We report the results of experiments with 
several MCN'C benchmark circuits. These circuits were translated to the input language 
of DROID [21] design system. Two-level optimizations and multi-level optimizations [22] 
were carried out and the circuit was finally mapped to Texas Instruments' BICMOS gate- 
array library. The delay and estimated power consumption of the circuits a.t this stage are 
reported in columns two and three of the table in figure 7. The delays are in nS and the power 
consumptiorl is in units of power consumption of a gate driving one inverter arid experiencing 
lo6 transitions per second. All inputs were assigned a signal probability of .5. The transition 
densities were random numbers in the range from .001 to 100 million transitions per second. 
The technology mapped circuit were then input to the optimization tool described here. 
A low enough delay goal (5 nano-second) was specified forcing optimization for performance 
until the delay could not be reduced further. Thereupon the circuits were optimized for lower 
power consumption without increasing the delay. The final delay and power consumption 
and the percentage improvements from corresponding initial values are reported in columns 
4 through 7. It is seen that the average improvement in delay is 8 % and the same in power 
consumption. is 7 %. 
In this paper we presented a method of estimating power consumption in CMOS gates which 
takes the capacitances at internal nodes of the gates into account. We used these estimates 
to guide gate input reordering to reduce power consumption. We also described an efficient 
algorithm which can use gate input reordering and other transformations to optimize power 
consumption of circuits under a delay constraint. 
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